core voltage analysis after dumping the logic into LABs

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

core voltage analysis after dumping the logic into LABs

878 Views

I am trying to analyze the core voltage behavior in Cyclone-III FPGA. I want to check the core voltage behavior after dumping the logic into different LABs in Cyclone-III FPGA and using a different core voltage supply for each core voltage pin. If iam changing the LABs location the voltage of power supplies are changing but i am not be able to differentiate the core area that if i am putting the design in a specific area then it will take the power or current from a perticular supply.

so if anybody is having a these type of results plz send it to me.

thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.