Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12366 Discussions

custom sopc component master reset

Altera_Forum
Honored Contributor I
996 Views

hi, i did a custom component with avalon streaming and avalon memory mapped interface. 

 

I have a standard reset input (needed by the interface) but it's not asserted when i start my system. 

 

should i do a reset inside my component to inizialize my internal logic? 

how to reset my custom component from outside when the system powers up?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
44 Views

Your reset input will be asserted only when the full SOPC system is reset, i.e. when it's own reset input is asserted. Check that your design asserts the reset signal properly.

Altera_Forum
Honored Contributor I
44 Views

many thanks i will try

Reply