Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

cyclonev_mac ports width

Altera_Forum
Honored Contributor II
814 Views

Hi, 

i'm using quartus 10.1 , but i found that for Gate cyclonev_mac[/B][/B] ,ports (az ,bz , result_b) have width of 1 (0:0), which seems to be an error , can any one help me in this issue. 

 

Regards, 

Shaboon
0 Kudos
0 Replies
Reply