Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

eCos interrupts (PIE in status register =0)

Altera_Forum
Honored Contributor II
785 Views

Hi all, 

my (timer) interrupt didn't work until I figured out, that bit 0 (PIE) in 

the status register is set to 0. 

So after all of my initialization stuff is done, I set that bit to 1. 

The system works, however any program interruption through gdb frontend 

is end of story - gdb frontend says "trap" and can't find 

the proper breakpoint address then. 

It is quite possible that I something messed up, as during 

investigation of the problem I added some assembly 

to eCos HAL (LED blinking in vectors.S). 

 

My solution is rather hack so my question is, 

is there a _clean_ way to enable global interrupts on eCos? 

Note that I use eCos from github & zylin howto. 

 

Thanks, 

Michal
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
87 Views

Learned the hard way that the cyg_user_start() isn't the right 

place for my application. 

Interrupts and thread scheduler are automatically started 

after cyg_user_start() exit...
Reply