Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

effect of clken on nios pipeline stall

Altera_Forum
Honored Contributor II
‎12-07-2012 11:27 AM
921 Views

NIOS QSYS requires clock enable to present on the ITCM or DTCM interface. I am just confused whether clken is needed when there is write and read control signals available. If it does then for what purpose. Is NIOSII using it for stalling the pipeline? If so how the clken controls this.... 

 

Thanks,
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.