Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

effect of clken on nios pipeline stall

Honored Contributor II

NIOS QSYS requires clock enable to present on the ITCM or DTCM interface. I am just confused whether clken is needed when there is write and read control signals available. If it does then for what purpose. Is NIOSII using it for stalling the pipeline? If so how the clken controls this.... 


0 Kudos
0 Replies