Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12604 Discussions

help me to explain some glossaries

Altera_Forum
Honored Contributor II
886 Views

Altera FPGA device is named by LEs (logic element) i.e.: ep1c6 (6 means 6k LEs) 

1. what's the LC(logic cell) ? Does it have some relationship whith LE? 

2. LE , LC contain how many gates normally
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
202 Views

 

--- Quote Start ---  

originally posted by mountain8848@Feb 7 2006, 07:55 AM 

altera fpga device is named by les (logic element) i.e.: ep1c6 (6 means 6k les) 

1. what's the lc(logic cell) ? does it have some relationship whith le? 

2. le , lc contain how many gates normally 

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=12606) 

--- quote end ---  

 

--- Quote End ---  

 

 

Hi Mountain8848, 

 

Long history in what is an LC(logic cell), LE (Logic Element) and MC(Macrocell). 

The best answers are found here in Altera&#39;s Glossary of terms: 

http://www.altera.com/literature/glossary/glossary.pdf (http://www.altera.com/literature/glossary/glossary.pdf)  

 

The Logic Cell is a generic term to mean either an LE or MC depending on the architecture. LE are Look-up-table (LUT) based cells in the SRAM devices (FLEX, APEX, Stratix, Cyclone etc...) and MC are p-term based cells in the MAX families. 

 

Here is an interesting press release: 

http://www.altera.com/corporate/news_room/...easurement.html (http://www.altera.com/corporate/news_room/releases/releases_archive/2001/products/pr-logic_measurement.html

 

As for how many gates in an LE? You would have to guess how much logic you can effectively pack into a 4 input LUT along with the DFF.  

 

Regards, 

-ATJ
0 Kudos
Reply