- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
Hi
please guide me in the following problems I have created a design which runs perfectly with Modelsim and i get the corrrect result what i expect. but when i put this design on FPGA (CYCLONE II) ON DE2 BOARD and wrote a vhdl code on nios II to input the data to my design it is not giving me the correct result- my design expect a a 53 byte packet at the input port, one byte at Avery clock cycle and should accept the data at rising clock
- i really dont know how to do this in my NIOS II PROGRAM
- i check the output in signalTap
- do i require to give some constraint on my clock and input data
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page