Hi
please guide me in the following problems I have created a design which runs perfectly with Modelsim and i get the corrrect result what i expect. but when i put this design on FPGA (CYCLONE II) ON DE2 BOARD and wrote a vhdl code on nios II to input the data to my design it is not giving me the correct resultLink Copied
For more complete information about compiler optimizations, see our Optimization Notice.