Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

how to simulate custom instructions

Altera_Forum
Honored Contributor II
785 Views

My multi-cycle custom instruction is not behaving as expected, 

the problem is also, that the exact timing of the interface signals from nios-2 is not specified in the Altera documents, 

is there a way to simulate custom instructions ? 

 

Thx, 

Adriano
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
96 Views

Signaltap might be informative...

Altera_Forum
Honored Contributor II
96 Views

Follow the same steps as you would simulate a Nios II design and you should have visibility into the customer instruction and it's interfaces.

Reply