- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi, everyone
i that ok if nios core and sdram ue different frequency clk? what if sdram clk frequency larger than nios core frequency? what if sdram clk frequency smaller than nios core freqencty?Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It will work in the sense that your software will execute and be able to access SDRAM. Qsys will automatically take care of generating the necessary adaptation logic.
However, if you care about performance, you will want to insert an Avalon-MM Clock Crossing bridge in between the NIOS and the SDRAM.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page