Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

jtag_debug_module_reset and custom_instruction_maser ?

Altera_Forum
Honored Contributor I
807 Views

I am a new NIOS and Qsys user. I’m starting to build my Cyclone IV NIOS system in Quartus and Qsys. I’m starting small with the NIOS processor, EPCS and internal memories. There are two NIOS signals that I am not familiar with and I can’t find any explanation of their operation in the NIOS data sheet.  

 

Can someone please explain what the purpose of the jtag_debug_module_reset and custom_instruction_maser ports are, or point me to a document that describes how I should use those? 

 

thanks, 

-phil
0 Kudos
0 Replies
Reply