Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12454 Discussions

multiprocessor symbol logic within quartus

Altera_Forum
Honored Contributor II
788 Views

Hi, 

 

If I have one master cpu and two slave cpu's and I'm trying to transmit data between the two slaves and keep track of what's going on within master cpu, how do I do that using the symbol logic in quartus. I'm a bit confused with how the logic would go between all three processors and how the pins would be connected is basically what's going on. I currently have one system(one block) with all three processors in it and each has it's own onchip memory. I'm using uarts to transmit data. 

 

Any help is appreciated.
0 Kudos
0 Replies
Reply