Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12421 Discussions

nios output can connect to internal fpga bus???

Altera_Forum
Honored Contributor II
771 Views

HI, 

 

I would like to know whether nios output can connect to internal fpga bus??? If so anybody please provide me some data for that .please reply 

 

Thank You
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
97 Views

Yes. Nios uses an avalon bus structure that can be exported to the top level of the design and your own logic attached to it, or you can create your own avalon slave device in qsys and use qsys to connect to it. 

 

Start playing and learning about qsys to know about this system. It's a powerful SOC methodology. 

 

The avalon bus structure is defined: 

www.altera.com/literature/manual/mnl_avalon_spec.pdf&#8206

 

AXI/APB is also available through bridge devices so if your longer term goal is to go ARM, the Cyclone V SOC is a great place to start. 

 

Pete
Reply