- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi mates!
I have a question about when it is necesary to re-generate my niosII system. I am writting my own component to connect it through Avalon to the uP NiosII. Every time I change the verilog/vhdl code is it necesary to re-generate the sopc-system? It is supposed that the changes in the code don't affect to the component interfaces. Many thanks.Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If there is no change to the interfaces then it should not be necessary to regenerate the SOPC system.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If there are no changes in top signals (e.g. new signals, signal removal, width change, etc), then the SOPC system can be left as it is, but You have to resynthesize the code.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
re-synthesize means re-compile?
Thank you- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
basically - yes.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page