Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

re-generate sopc system

Altera_Forum
Honored Contributor II
769 Views

Hi mates! 

 

I have a question about when it is necesary to re-generate my niosII system. 

 

I am writting my own component to connect it through Avalon to the uP NiosII. Every time I change the verilog/vhdl code is it necesary to re-generate the sopc-system? 

 

It is supposed that the changes in the code don't affect to the component interfaces. 

 

Many thanks.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
88 Views

If there is no change to the interfaces then it should not be necessary to regenerate the SOPC system.

Altera_Forum
Honored Contributor II
88 Views

If there are no changes in top signals (e.g. new signals, signal removal, width change, etc), then the SOPC system can be left as it is, but You have to resynthesize the code.

Altera_Forum
Honored Contributor II
88 Views

re-synthesize means re-compile? 

 

Thank you
Altera_Forum
Honored Contributor II
88 Views

basically - yes.

Reply