- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I'm trying to create a simple SOPC system with DDR memory for my NEEK (cycloneIII edition). When I add the SDRAM controller with ALTMEMPHY the SOPC also generates the PLL with four output clocks (sysclk, auxfull, auxhalf, phy). The sysclock generated by this pll drives SDRAM controller's slave port. Is it possible to change SDRAM controller's slave port clock? If not, how to tune the generated pll's clocks to drive correctly the external ddr memory chip? ThanksLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The problem is solved. I read wrong document before. Now I've found descsription for DDR SDRAM Controller with ALTMEMPHY.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page