Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

sdram controller pll

Altera_Forum
Honored Contributor II
826 Views

Hi, 

 

I'm trying to create a simple SOPC system with DDR memory for my NEEK (cycloneIII edition). 

When I add the SDRAM controller with ALTMEMPHY the SOPC also generates the PLL with four output clocks (sysclk, auxfull, auxhalf, phy). The sysclock generated by this pll drives SDRAM controller's slave port.  

Is it possible to change SDRAM controller's slave port clock? 

If not, how to tune the generated pll's clocks to drive correctly the external ddr memory chip? 

 

Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
85 Views

Hi, 

The problem is solved. I read wrong document before. Now I've found descsription for DDR SDRAM Controller with ALTMEMPHY.
Reply