sg-dma from altera wiki example design on nios

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

sg-dma from altera wiki example design on nios

1,426 Views

Hello

I used the sg dma example design from

http://www.alterawiki.com/wiki/file:sg-dma.zip

I run that on arriaV

the qsys connection are as the following

ram -> tx sgdma -> fifo st -> rx sgdma -> ram

the design is waiting for and "blocked here"

while(tx_done == 0) {}

Can you help how to debug ?

Thanks!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.