Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

slow clock pulse

Altera_Forum
Honored Contributor I
728 Views

hello I designed a 12 hour am/pm time clock and Im trying to slow down the 

clock pulse in altera. How do you do it? I assigned PIN_N2 as my clock input on my circuit. I'm using DEII cyclone 

 

thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
61 Views

Fyi.............

Reply