Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12603 Discussions

timer interrupts

Altera_Forum
Honored Contributor II
‎02-18-2005 02:46 PM
922 Views

have a timer built in SOPC that generates Interrupts every 250usec. This periodic timer is driving an alarm at a 10ms rate. I flip an LED on the alarm and the frequency is very precise (50.0Hz). When the system is hit from another interrupt in logic every 1ms (and the ISR measures 100usec long) the 10ms alarm is extremely erratic...? I don't understand why. The clock speed is 65MHz. How can it not keep up? Its behavior is as if the timer misses ticks when another interrupt is happening. The timer is priority 0 (highest).  

 

This would seemingly never produce a stable system. 

 

Any ideas...????????
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.