Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

verilog example of a dual port ram with a burst capable avalon interface ??

Altera_Forum
Honored Contributor II
972 Views

Hello, 

 

can anybody show me the resource path or provide me a good example design in verilog having avalon interface (with beginbursttransfer and burstcount signals i.e burst supported). 

Or Is there any way to create a template in quartus prime pro edition or a platfrom designer tool so that i may instantiate my User_logic into it.:) 

 

 

Thanks, 

Anil
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
189 Views
Altera_Forum
Honored Contributor II
189 Views

 

--- Quote Start ---  

Hi, 

 

Refer the below links,Which gives information for single port ram which may help. 

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios... 

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios...  

http://alterawiki.com/wiki/interfacing_to_altera_external_memory_controller_ip 

 

Yes, you can create a template/design. 

Referftp://ftp.altera.com/up/pub/altera_material/14.0/tutorials/making_qsys_components.pdf 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation) 

--- Quote End ---  

 

 

 

first url link: it has a master template  

second url link: it has a slave template but not burst capable 

third link: out of scope. 

 

pdf Link: 

Creating a template means , In vivado, tool generates axi4-full slave top wrapper with all the logic built into it like it takes care of burst type, internal address increments (burst) and necessary response and acknowledgement handling and even a small portion of dpram under userlogic section. The pdf you provided implements a single register that too no involvement of READ signal. I am looking for a more advanced code with a burst capable.  

 

For understanding sake , i am asking a dualport ram verilog code surrounded by a avalon interface logic. I want to study it and tag this into my platform designer and finally want to do burst read and write testing through simple DMA Controller. :( 

 

Thanks, 

Anil
Reply