Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12434 Discussions

vertical sync signal is missing on clocked video output Core

Altera_Forum
Honored Contributor II
832 Views

The video IP core I am working on is working. 

 

But there is one problem, the output vertical sync signal is missing from clocked video output Core. 

 

Please help me to find what is the reason of this missing output vertical sync signal. 

 

Many thanks. 

 

David.
0 Kudos
0 Replies
Reply