Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12603 Discussions

voltage I/O & system timer

Altera_Forum
Honored Contributor II
‎08-11-2004 07:25 PM
1,061 Views

Hello, 

 

I have two questions : I don't know why calling alt_timerstamp_start() generates ticks count at 50 MHz. Although I initialized the Timestamp timer (HIGH_RES_TIMER) at 1ms/tick in SOPC Builder. I thought that the tick count could be incremented at each 1ms interval. 

 

My second question is about the I/O voltage. I'm using Stratix 1S10 dev. board and I can use the prototype header to test a small design. I would like to send TTL (0-5V) voltage to the dev. board but I don't which IO to choose. 

 

Best regards 

 

Christian
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-11-2004 08:46 PM
347 Views

According to this http://www.altera.com/literature/hb/stx/ch_4_vol_2.pdf (http://www.altera.com/literature/hb/stx/ch_4_vol_2.pdf) you may need to convert to a 3.3/1.8 level (use external logic to do this).

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.