Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

vsim-3827 error running load_sim.tcl for Cyclone V Soc design

Altera_Forum
Honored Contributor II
1,178 Views

 

I am attempting to simulate a Cyclone V SoC design using ModelSim.  

I am running script load_sim.tcl within ModelSim. This script was generated by Qsys from a Cyclone SoC design containing an HPS. 

All the many libraries and verilog files are compiling without error. 

The process crashes after the end of compilation during elaboration, when vsim is attempting to load the simulation. 

 

This is the error I receive: 

# ** Fatal: ** Error: (vsim-3827) Could not compile 'export_tramp.dll': cmd = 'C:\Program Files (x86)\Microsoft Visual Studio 9.0\VC\bin\amd64\link.exe 

 

I appreciate any help.  

 

Jorge R. 

0 Kudos
0 Replies
Reply