Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

xaui

Altera_Forum
Honored Contributor II
784 Views

how many transceiver channels are possible in xaui ip in altera stratix V? i am using it for 10GbE

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
83 Views

Thesynthesizeddesigntypicallyincludesareconfigurationinterface 

foratleastthreechannelsbecausethreechannelsshareanAvalon-MMslaveinterfacewhichconnectsto 

theTransceiverReconfigurationControllerIPCore.Conversely,youcannotconnectthethreechannels 

thatshareanAvalon-MMinterfacetodifferentTransceiverReconfigurationControllerIPCores.
Reply