Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12681 Discussions

Ethernet Arch - Nios2, TSE and MSGDMA IP-Cores - REF Design

Amirb8
Beginner
848 Views

Hi,

 

Is there a reference design that contains Nios2,  TSE and MSGDMA (not SGDMA) IP cores?

My goal is to verify if I successfully changed the old SGDMAs to the new MSGDMAs.

In Eclipse I use the "Simple Socket Server" template.

 

Thanks. 

Labels (1)
0 Kudos
4 Replies
wwanalim_intel
Employee
822 Views

Hi,

 

Greetings and welcome to Intel's forum.

Please give me some time to check on this issue and will get back to you with the update.

 

Thank you.

Regards,

Fathulnaim


0 Kudos
wwanalim_intel
Employee
807 Views

Hi Amir,


Are you using this template?

https://www.intel.com/content/www/us/en/design-example/714912/intel-arria-10-fpga-nios-ii-processor-simple-socket-server-design-example.html


The closest reference design available I found for you based on your question above is this -

https://www.intel.com/content/www/us/en/design-example/714737/intel-cyclone-10-lp-fpga-hyperram-msgdma-reference-design.html

This reference design also come with tutorial.


Have a good day.

Regards,

Fathulnaim


0 Kudos
wwanalim_intel
Employee
775 Views

Hi,

 

Do you have any updates to share about this issue?


0 Kudos
wwanalim_intel
Employee
749 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply