Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
12577 Discussions

FIR Filter on Altera DE2 board

Honored Contributor II


I'm just beginning to learn programming FPGA. My task is to create a FIR filter on DE2 board. I designed filter in MATLAB program so I have filter coef. 

I trying to create filter with Block Diagram file. What I exactly should use logic elements? (I'm thinking about DFF, lpm_mult, lpm_add_sub). where coef should be stored? 

Maybe some one have created FIR filter, I would be grateful if someone share with me. 

my contacts:
0 Kudos
0 Replies