Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12674 Discussions

Fatal: Error occurred in protected context

Altera_Forum
Honored Contributor II
‎01-31-2014 02:43 AM
1,147 Views

# ** Fatal: Error occurred in protected context.# Time: 0 ps Iteration: 0 Protected: /fusiontestdebugtb/u_DebugApp/\nios2_qsys|enet_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\/inst/<protected> File: nofile# FATAL ERROR while loading design# Error loading design# Error: Error loading design  

 

I get the error-message given above when I try to load the my design (for altera arriaV FPGA family) in altera-modelsim. 

 

My design includes couple of megafunctions, nios2 processor. I have included relevant files for the megafunctions, arriaV atom file. Please help me with the error above 

 

-Karthik.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.