Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
12583 Discussions

Fatal: Error occurred in protected context

Altera_Forum
Honored Contributor II
996 Views

# ** Fatal: Error occurred in protected context.# Time: 0 ps Iteration: 0 Protected: /fusiontestdebugtb/u_DebugApp/\nios2_qsys|enet_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\/inst/<protected> File: nofile# FATAL ERROR while loading design# Error loading design# Error: Error loading design  

 

I get the error-message given above when I try to load the my design (for altera arriaV FPGA family) in altera-modelsim. 

 

My design includes couple of megafunctions, nios2 processor. I have included relevant files for the megafunctions, arriaV atom file. Please help me with the error above 

 

-Karthik.
0 Kudos
0 Replies
Reply