Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Internal Register File Custom Instruction Example

Altera_Forum
Honored Contributor II
‎03-21-2013 03:32 AM
1,236 Views

Is there any way of finding an example for Internal Register File custom instructions? Do they have the ability to store states between Custom Instructions?Thanks in advance.

0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎03-21-2013 06:27 AM
527 Views

Are you referring to storing state machine steps or capturing the signals in certain states ?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-21-2013 05:19 PM
527 Views

Storing state machine states (one state per custom instruction). It can be a signal as well.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-14-2013 03:53 PM
527 Views

nice to know that in this forum are clever people

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.