Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12690 Discussions

Lancelot reference designs for Stratix 1s40

Altera_Forum
Honored Contributor II
‎12-10-2004 03:33 AM
1,012 Views

Hi, 

 

Im using a Nios II Stratix professional edition (1s40) developrment board, and i can't find the Lancelot reference designs for it. The only ones on the www.fpga.nl website are for the 1s10 and cyclone. Does anyone have any ideas about what i could do? 

 

thanks 

Deeps
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-13-2004 05:01 PM
307 Views

Open the 1s10 design in Quartus, go to Assign -> Device, and select the 1S40 (be specific about the package type/pin count'/speed grade). When prompted if you want to remove location assignments select NO. Then re-compile in Quartus. 

 

Background: The 1s10, 1s10ES, and 1s40 Nios development boards all have the exact same pinouts, the only thing that needs to be changed is the device assignment. This is *not* true of the 1C20 board so be careful!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.