Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12626 Discussions

NIOS II Generic Serial Flash IP

fpgaSoft
Beginner
1,967 Views

 

I am trying to interface to the onboard configuration Flash on a Cyclone 10GX dev kit via NIOS II.

The dev. kits uses a EPCQL1024F24IN device

The Generic Serial flash interface IP has been setup in the platform designer.


Currently all I am trying to do is read the Device ID.

When reading the ID all I get back is 0xffffffff.


I have tried an oscilloscope on the clock line of the dev kit (R655), and it does not change at all. A clock can be seen on this line however when programming the kit via Quartus programmer.


Inorder to do more testing I changed the IP to output SPI pins, and I joined them to the U58 on the dev kit, namely a IS25WP256D-RHLE device.

Using the same code as before, the device ID is read properly.

 

Presumably I am doing something wrong somewhere , any suggestions at all?

Many thanks

0 Kudos
19 Replies
KellyJialin_Goh
Employee
1,946 Views

Hi,

Greetings and welcome to Intel's forum.


The flash device in your devkit (EPCQL) no longer supports the GSFI IP that's why u are unable to read the device ID.


However, you may have a look for an alternative workaround of replacing the EPCQ flash to Micron MT25Q device for your reference here: https://www.intel.com/content/www/us/en/support/programmable/articles/000076544.html?cq_ck=1522223941654


Thank you.


Regards,

Kelly Jialin, GOH



0 Kudos
fpgaSoft
Beginner
1,934 Views

Hi,

even if the IP does not support the EPCQL devices, why is there no data or clock on the lines to the device?

 

many thanks

0 Kudos
KellyJialin_Goh
Employee
1,917 Views

Hi,

You could receive an incorrect JTAG ID of 0xFFFFFFFF if the TDO pin is not properly powered.

You may have a look at the workaround which has a similar issue: https://community.intel.com/t5/Intel-Quartus-Prime-Software/quot-but-found-JTAG-ID-code-0xFFFFFFFF-quot/td-p/111025


Thank you.


Regards,

Kelly


0 Kudos
KellyJialin_Goh
Employee
1,874 Views

Hi,

Any updates from your end whether the feedback provided was useful?


Thank you.


Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
1,861 Views

Hi,

no the feedback wasn't useful I am sorry to say.

The Flash device is not on attached to the JTAG lines.

I am still not seeing any sort of clock on the config EPCQL flash clock pin.

 

Many Thanks

0 Kudos
KellyJialin_Goh
Employee
1,857 Views

Hi,

Are there any further support needed from my end?


I would be happy to dig in deeper regarding your questions.


Thank you.


Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
1,850 Views

Hi Kelly,
yes more support is required please.
I need to be able to talk to the EPCQL config device, an example project that actually works on the GX10 dev kit would be good. Without the ability to talk to the config flash then my project is effectively dead.


Best Regards

0 Kudos
KellyJialin_Goh
Employee
1,850 Views

Hi,

In order to program the configuration of EPCQL, first you need to make sure the MSEL pins are set to ASx1/x4 mode . You should be able to check this dip SW1 settings under Table 8. Configuration Mode Settings from the Cyclone 10 GX dev kit user guide from the link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-c10-gx-fpga-devl-kit.pdf


Then, you need to use the SFL (Serial Flash Loader IP) method to program the EPCQL device via Quartus programmer. You can refer to the AN370 on the steps to generate and program the .jic programming file using SFL method: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an370.pdf (Section 1.6)


You may also checkout on this video tutorial to help you understand further:

https://www.youtube.com/watch?v=dPSFCGNQOCU


I hope the above materials provided are informative and kindly let me know if you have any inputs from your end.

Thank you.


Regards,

Kelly

 


0 Kudos
fpgaSoft
Beginner
1,845 Views

Hi Kelly,

  sorry maybe I didn't make myself clear, I need to be able to programme the Config flash via a NIOS II programme.

 

Best Regards

0 Kudos
KellyJialin_Goh
Employee
1,813 Views

Hi,

You may have a look at this documentation here that have information on programming the config flash using NIOS:https://www.intel.com/content/www/us/en/docs/programmable/683118/current/overview-of-the-flash-programmer.html


We do not have a design example for Cyclone 10GX. But we do have an example design for CYCLONE V devkit and you could refer to the steps on using the GSFI IP with the NIOS II system: https://community.intel.com/cipcp26785/attachments/cipcp26785/fpga-wiki/926/1/Generic_Serial_Flash_Interface_design_example_quick_start_guide_final_updated.pdf


Hope this is helpful and let me know your feedback.


Thanks.


Kelly


0 Kudos
KellyJialin_Goh
Employee
1,777 Views

Hi,

Have you managed to refer to the documentation provided and performed the steps to use the GSFI IP with the EPCQ flash?


Hope to hear from your feedback.


Thanks.


Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
1,774 Views

Hi Kelly,

 

I shall be looking at it today, I have been doing other bits and pieces this week

Many Thanks

 

0 Kudos
KellyJialin_Goh
Employee
1,732 Views

Hi,

Any updates from you end? Have you managed to have a look at the document attached?


Thanks.


Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
1,721 Views

Hi Kelly,

no news yet, still working on it.

best regards

0 Kudos
KellyJialin_Goh
Employee
1,705 Views

Hi,

Sure do keep me updated. May I request to close this thread if you need more time to work on this question as I have already provided you some feedback and you may post a new community question in future on your further queries.


Hope to hear from you.


Thank you.

Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
1,681 Views

Hi Kelly,

 

a colleague managed to get an ID from the config flash. I compared his project to mine and the only difference was that in his platform designer his NIOS II, flash controller and other peripherals are all driven by a clock of 160MHz, mine was driven by 100MHz clock.

Changing my project to 160MHz seems to allow me to talk to the device. This doesn't make any sense yet.

No relevant warnings appeared during the project compilation stage, so as for why making the clock change makes it work I am unsure

 

best regards

 

 

0 Kudos
KellyJialin_Goh
Employee
1,667 Views

Hi,

Thank you for the feedback and I am glad you managed to find a workaround regarding your issue.

Is there any further help needed from my end?


Thank you.

Regards,

Kelly


0 Kudos
fpgaSoft
Beginner
1,647 Views

Hi Kelly,

 

at the moment I think I am ok

 

Best Regards

0 Kudos
KellyJialin_Goh
Employee
1,614 Views

Hi,

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


Thank you.

Regards,

Kelly Jialin, GOH


0 Kudos
Reply