Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

NIOS II SPI Slave with FIFO

SAN
Beginner
1,278 Views

Hi,

I would like to receive N bytes of data using SPI(3 Wire Serial) IP in Qsys.

All N bytes are transferred by the master during one chipset toggle.

I implemented the RX interrupt, but I could see only the last byte.

(Previously received data is overwritten)

So, I think I need a FIFO that can store the received data.

But ​I do not know what to do.

Can somebody give me an advice? 

Thank You.

0 Kudos
1 Reply
Vicky1
Employee
556 Views

Hi,

Try to set the bits in control Register & then check status of the status Register.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

0 Kudos
Reply