Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Nios II Verify Failed problem

Altera_Forum
Honored Contributor II
1,260 Views

Hi, I'm new on Nios II. Yesterday I made a led running project, and when I debugged, it didn't work well,and I found this: 

Verifying 00001000 ( 0%)Verify failed between address 0x1000 and 0x18B3Leaving target processor paused 

I don't know what is wrong and former page here says maybe something's wrong with the ram, so I check system.h,here are my onchip mem: 

# define ONCHIP_MEM_NAME "/dev/onchip_mem"# define ONCHIP_MEM_TYPE "altera_avalon_onchip_memory2"# define ONCHIP_MEM_BASE 0x00001000# define ONCHIP_MEM_SPAN 4096# define ONCHIP_MEM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0# define ONCHIP_MEM_RAM_BLOCK_TYPE "M4K"# define ONCHIP_MEM_INIT_CONTENTS_FILE "onchip_mem"# define ONCHIP_MEM_NON_DEFAULT_INIT_FILE_ENABLED 0# define ONCHIP_MEM_GUI_RAM_BLOCK_TYPE "Automatic"# define ONCHIP_MEM_WRITEABLE 1# define ONCHIP_MEM_DUAL_PORT 0# define ONCHIP_MEM_SIZE_VALUE 4096# define ONCHIP_MEM_SIZE_MULTIPLE 1# define ONCHIP_MEM_USE_SHALLOW_MEM_BLOCKS 0# define ONCHIP_MEM_INIT_MEM_CONTENT 1# define ONCHIP_MEM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0# define ONCHIP_MEM_INSTANCE_ID "NONE"# define ONCHIP_MEM_READ_DURING_WRITE_MODE "DONT_CARE"# define ONCHIP_MEM_IGNORE_AUTO_BLOCK_TYPE_ASSIGNMENT 1# define ONCHIP_MEM_CONTENTS_INFO ""# define ALT_MODULE_CLASS_onchip_mem altera_avalon_onchip_memory2 

 

Can any one help me? Thank you!
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
445 Views

Only thing that comes to mind is that your design may not be meeting timing requirements. Have you properly constrained your Quartus design? 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
445 Views

I had a similar problem in a situation when I moved from sdram to sram the exception vector, which I think is made of those 0x8b4 bytes. 

Try opening sopc builder and change the setting in Nios processor properties. 

Anyway I couldn't investigate deeply the problem when it happened to me, so I hope some Guru will clarify this point, if this is really related to exception vector. 

 

Regards 

Cris
0 Kudos
Altera_Forum
Honored Contributor II
445 Views

i used to have the same problem, but i used sram back then. 

 

it turned out that i forgot to update the block in Quartus, before i compiled it in the nios
0 Kudos
Altera_Forum
Honored Contributor II
445 Views

 

--- Quote Start ---  

Only thing that comes to mind is that your design may not be meeting timing requirements. Have you properly constrained your Quartus design? 

 

Jake 

--- Quote End ---  

 

Well I'm not good at timing requirements~I will try~thank you~
0 Kudos
Reply