Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Pipelined SRAM

Altera_Forum
Honored Contributor II
984 Views

Having trouble interfacing CY7C1470 pipelined SRAM to nios. It does not seem like a combination of signal timing parameters in the Generic Tri-state Controller exists that can create the staggered write cycle that this chip needs. I have inserted delays in a test bench that proves that delays are needed, but inserting logic past the tri-state drivers in real life is not an option. Am I missing something? :confused:

0 Kudos
0 Replies
Reply