Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Push Button ISR not called in the sample code

Altera_Forum
Honored Contributor II
‎11-20-2015 07:25 AM
1,949 Views

I am new to Cyclone V and VxWorks, I try to run the given sample code vxworks_sampleapp_ed_1.0. 

I followed the instructions in AN725_Sample_RTOS_Application.pdf and proceed till page 12 Running the Application. 

The LED 0 and 1 blinking is working, however when I try the push button FPGA0 and 1 the ISR is not called. 

I try to disable the ISR and do the polling on the alt_read_word(PUSH_BUTTON_DATA_ADDR); in a while loop. 

It returns 0x0 no matter the button is pressed or not. 

Same thing happen for the DIPSW. 

 

Anyone face this problem before?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-20-2015 08:30 AM
819 Views

Hi i found the problem, the fpga image in my SD is not update to the ghrd_fpga. 

after replace the fpga image, it can run as stated. 

 

thank you.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-28-2015 01:57 PM
819 Views

you are quite good, found your own missed out steps in about 1 hour!! bravo!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.