Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12618 Discussions

Removing GND pins on a transceiver-less cyclone V

Honored Contributor II

Hello, I am designing a board with a E5CS5EBA6U23C8N device (Cyclone V). On the left side of the FPGA, most of pins are connected to GND because this FPGA do not implement Gigabit Transceivers. I am willing to leave unconnected the pins normaly connected to the transceiver so that It would be easier to route signals or place decoupling capacitors on the bottom side of the board. Should I?

0 Kudos
0 Replies