Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

SPI core in nios ii

Altera_Forum
Honored Contributor II
1,029 Views

hi, 

I am using spi core to configure registers of clock chip generator cdce72010. when i read back values from the registers of the chip i get a junk value first, then again when i sent a command to read the value, i get the correct value. why is this ? is it because a junk value is already present in the receive shift register? but if that is the case, i get the junk value when i read reg0, i get reg 0 's value when i read reg1, junk value when i read reg2, i get reg2's value when i read reg3. how could this happen?
0 Kudos
0 Replies
Reply