- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I created a block using Qsys - SPI (3 wire serial) which has been configured as slave: mode0 (polarity& phase), data8bit, msb first. The clock of spi block is 48Mhz. I send information through external MCU with SPI Master configuration same as FPGA, in the frequency of 5.5 Mhz (tried to descend to the 350Khz and it did not solve the glitch) ChipSelect configurated as No pull (tried pull up/down and the problem is still appears). the problem: I receive glitch in ChipSelect that causes obstruction of information received. Here are the photos: http://www.alteraforum.com/forum/attachment.php?attachmentid=12803&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=12804&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=12805&stc=1Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page