Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Has anyone out there ran a meaningful Modelsim simulation of a complete Nios II system? Executing from external flash memory model? With external SDRAM memory models? With custom HDL? If so, I'd be most interested in your experience.
Hi, there is a pretty useful handbook available in altera.com. Just type 'Simulating Nios II design' in the search column. Let me know if you can't find. I'd send u the link.
