Testbench generation error with PCIe

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Testbench generation error with PCIe

1,134 Views

Quartus 14.0

Having trouble getting Gen3x4 PCIe to train at Gen3 , but the Gen3x8 design does train at Gen3.

So ... went the Simulation route and the QSYS geenrate has an error in generating the simulation test bench etc.

Any ideas ? Bob.

55 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.