Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

battery backup sram

Altera_Forum
Honored Contributor II
1,304 Views

Hi 

 

I'm working on Cyclon4Gx FPGA Project and I have a problem with the battery backup ram. Every time I reset the software the memory is always erased. In the past I worked on a similar cyclon 2 project and the memory was not erased after a reset. 

I'm using Quartus 2 12.1 and my code is located in on-chip-memory. Does anybody have a suggestion?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
394 Views

Seems kind of obvious, but did you measure the battery voltage? Maybe it's just a dead battery.

0 Kudos
Altera_Forum
Honored Contributor II
394 Views

The battery is ok, I did a couple of tests yesterday and I found that the data are cleared by system startup . If i save a variables with the IOWR instruction outside the map of linker the variables are not erased, I think the alt_load function erases all the section (.text .rwdata etc..) but i don't understand how to configure the bsp setting to avoid this. I have the reset vector , .text, . rwdata , .rodata and the other section in sram.

0 Kudos
Altera_Forum
Honored Contributor II
394 Views

This sounds like a software issue. Check the compiler and linker manuals. There might be an option to not clear memory on start up.

0 Kudos
Reply