Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

cpu_data_master_waitrequest

Altera_Forum
Honored Contributor II
1,331 Views

Hello  

 

 

 

In the avalon bus there is a cpu_data_master_waitrequest signal .I think the signal only is useful to  

the salve peripheral needing wait time.But I find that in the sevenseg_pio_s1_arbitrator also has a cpu_data_master_waitrequest input signal so I can't understand why because the pio module  

did't have wait_request singnal output to master. 

 

 

 

Thank you!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
353 Views

I have solved the problem.I have see the avalon time.

0 Kudos
Reply