- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Link Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
1.
A component is somewhat HDL coded logic or just a line(also coded by HDL). 2. Components were created for Nios II (master) to interface to user logic or external device(Slave).- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thank you .my english is not good.
is your means that you can only get slave from interface to user logic? creat new component just gets a master . the avalon timing was writed for what? peripheral or the interface you get from interface ro user logic?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
and where do you get the timing standar for the interface to user logic?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
A new component resides inside the chip.
User logic is off-chip. So it is addressed via an external bus bridge.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The Component Editor is the method for creating components going forward. "Interface to User Logic" is deprecated. It's as simple as that.
- slacker
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page