Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
12583 Discussions

how it works by c to linked in FPGA configuration bitstream data?

Altera_Forum
Honored Contributor II
988 Views

// This is the symbol name for the SOF file contents linked in. 

extern char _binary_soc_system_dc_rbf_start; 

extern char _binary_soc_system_dc_rbf_end; 

 

 

// Use the above symbols to extract the FPGA image information. 

const char * fpga_image = &_binary_soc_system_dc_rbf_start; 

const uint32_t fpga_image_size = &_binary_soc_system_dc_rbf_end - &_binary_soc_system_dc_rbf_start; 

 

how does it extract the FPGA image information ? 

where the FPGA image ? 

 

thanks!
0 Kudos
0 Replies
Reply