Processors
Intel® Processors, Tools, and Utilities
14402 Discussions

Is ARM Cortex A9 in Cyclone V support Backgorund memory access through Debug Access port?

MZuba3
Beginner
656 Views
 
0 Kudos
3 Replies
EBERLAZARE_I_Intel
417 Views

Hi,

 

By background memory access, do you mean to access the memory during runtime?

0 Kudos
MZuba3
Beginner
417 Views

yes, I want to use Segger J-link Jtag with RTT for logging. Does it support memory access during runtime?

0 Kudos
EBERLAZARE_I_Intel
417 Views

Hi,

 

 To debug the HPS External Memory Interface, you can change the settings inside the preloader software to enable Runtime Calibration Report and Debug Level info.

 

More info on this, please check the "using the Preloader To Debug the HPS SDRAM" section here:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-cv-av-soc-ddg.pdf#page=64

 

 

0 Kudos
Reply