Processors
Processors (Intel® Core™, Intel® Xeon®, etc); processor utilities and programs (Intel® Processor Identification Utility, Intel® Extreme Tuning Utility, Intel® Easy Streaming Wizard, etc.)
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.
12352 Discussions

Is ARM Cortex A9 in Cyclone V support Backgorund memory access through Debug Access port?

MZuba3
Beginner
381 Views
 
0 Kudos
3 Replies
EBERLAZARE_I_Intel
142 Views

Hi,

 

By background memory access, do you mean to access the memory during runtime?

MZuba3
Beginner
142 Views

yes, I want to use Segger J-link Jtag with RTT for logging. Does it support memory access during runtime?

EBERLAZARE_I_Intel
142 Views

Hi,

 

 To debug the HPS External Memory Interface, you can change the settings inside the preloader software to enable Runtime Calibration Report and Debug Level info.

 

More info on this, please check the "using the Preloader To Debug the HPS SDRAM" section here:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-cv-av-soc-ddg.pdf#pag...

 

 

Reply