Intel® Processors, Tools, and Utilities
14806 Discussions

L3cat and l2cat support on 13th Gen Intel(R) Core(TM) i9-13900KS



I was reading about Intel Resource Director Technology and was trying to use l3cat on my machine. But i couldn't find a way to configure that. lscpu doesnt show any flag related to l3cat. below is the lscpu output :- 

Architecture:            x86_64
  CPU op-mode(s):        32-bit, 64-bit
  Address sizes:         46 bits physical, 48 bits virtual
  Byte Order:            Little Endian
CPU(s):                  8
  On-line CPU(s) list:   0-7
Vendor ID:               GenuineIntel
  BIOS Vendor ID:        Intel(R) Corporation
  Model name:            13th Gen Intel(R) Core(TM) i9-13900KS
    BIOS Model name:     13th Gen Intel(R) Core(TM) i9-13900KS To Be Filled By O.E.M. CPU @ 3.2GHz
    BIOS CPU family:     207
    CPU family:          6
    Model:               183
    Thread(s) per core:  1
    Core(s) per socket:  8
    Socket(s):           1
    Stepping:            1
    Frequency boost:     enabled
    CPU(s) scaling MHz:  122%
    CPU max MHz:         3201.0000
    CPU min MHz:         800.0000
    BogoMIPS:            6374.40
    Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon
                         pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x
                         2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb invpcid_single ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpri
                         ority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb intel_pt sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni dtherm ida arat
                         pln pts umip pku ospke waitpkg gfni vaes vpclmulqdq tme rdpid movdiri movdir64b fsrm md_clear serialize pconfig arch_lbr flush_l1d arch_capabilities
Virtualization features:
  Virtualization:        VT-x
Caches (sum of all):
  L1d:                   384 KiB (8 instances)
  L1i:                   256 KiB (8 instances)
  L2:                    16 MiB (8 instances)
  L3:                    36 MiB (1 instance)
  NUMA node(s):          1
  NUMA node0 CPU(s):     0-7
  Itlb multihit:         Not affected
  L1tf:                  Not affected
  Mds:                   Not affected
  Meltdown:              Not affected
  Mmio stale data:       Not affected
  Retbleed:              Not affected
  Spec store bypass:     Mitigation; Speculative Store Bypass disabled via prctl and seccomp
  Spectre v1:            Mitigation; usercopy/swapgs barriers and __user pointer sanitization
  Spectre v2:            Mitigation; Enhanced IBRS, IBPB conditional, RSB filling, PBRSB-eIBRS SW sequence
  Srbds:                 Not affected
  Tsx async abort:       Not affected

can anyone please help as to how can i enable l3cat support on my machine and whether or not l3cat is supported for the above architecture or not ?

0 Kudos
3 Replies

Hello @shubham_sharma


Let us check the information internally. As soon as we have an update, we will let you know by posting here.


Best regards,

Jose B.

Intel Customer Support Technician

0 Kudos

Hello shubham_sharma


I am sorry for the late response.


Let me tell you that Intel® Resource Director Technology (Intel® RDT) is only supported with Xeon Processors, meaning that the configuration you are trying to do is not supported by the Intel® Core™ i9-13900KS Processor.


Best regards,

Jose B.

Intel Customer Support Technician

0 Kudos

Hello shubham_sharma


We hope you are having a nice day. 


We have not heard back from you. So, we will close this thread. If you need any additional information, submit a new question, as this thread will no longer be monitored. 


Best regards. 

Jose B.  

Intel Customer Support Technician. 

0 Kudos