Xeon D spec says maximum 32 lanes of PCIe is possible. Does it mean any lanes are multiplexed with SATA or any other interfaces? Do we need to compromise on any other interface to utilise all 32 lanes of PCIe?
Where can we find relevant documentation? Please review feasibility of PCIe lane allocation in attached document
Thank you for contacting Intel Xeon Community Support.
Please create your question in the following forum of Intel Embedded Server:
They will be more than happy to assist you and provide you the most accurate information.
Intel Server Specialist.