Processors
Intel® Processors, Tools, and Utilities
16320 Discussions

prefetch disable via MSRs on Nehalem?

idata
Employee
‎10-01-2009 09:45 PM
1,456 Views

Hi there,

 

For the Core 2 Architecture ther had been the bits 9 and 19 on msr 0x1a0 which could be set to disable the hardware and the adjacent cache line prefetcher. This feature is described in the "Software Developer's Manual Volume 3B: System Programming Guide, Part 2" pp B46-B47.

For Nehalem/Core i7 this functionality is not documented. Is this information confidential and only part of a "BIOS Developer Guide"?

0 Kudos

Link Copied

1 Reply
idata
Employee
‎06-25-2012 09:49 AM
590 Views

Did anyone answer this post?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.