Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20638 Discussions

背景 10M16DCF484をターゲットに設計をしてます。 IOやLEが不足した場合、10M40DCF484へ置き換えを検討してます。 質問 1. K18、K19、K20をNCでなくIOとして基板に接続して10M16を使用して大丈夫ですか。 2. K3をGNDに接続して10M16を使用して大丈夫ですか。 参照ピン情報:10m40da.xls

KJalte2
New Contributor I
1,010 Views
 
0 Kudos
2 Replies
MBenca
New Contributor I
811 Views

Hi,

I would recommend to look to the similar thread with the topic of: Will the 5CEFA4U19 chip work without some power pins connected as suggested by the Quartus migration feature.

 

I would recommend to look to Intel MAX 10 FPGA Device Family Pin Connection Guidelines (https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/pcg-01018.pdf)

 

There is the following fragment as an explanation of NC pin, section Reference Pins, p.12:

Pin Name = NC, Pin Type = No Connect, Pin Description = Do not drive signals into these pins. Connection Guidelines = When designing for device migration, these pins may be connected to power, GND, or a signal trace depending on the pin assignment of the devices selected for migration. However, if device migration is not a concern, leave these pins floating.

 

According to the previous response in the mentioned thread from the user sreekumar.regu.girijakumari from Intel and my own experiences with MAX 10 and Arria 10 families I assume it is OK.

 

Regards, Martin

0 Kudos
JonWay_C_Intel
Employee
811 Views

Hi @KJalte2​ 

 

I believe this kdb will clear your doubt about connecting NC to IO: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd03132006_933.html

 

As for K3, GND to NC, in this case your 10M40 will be lacking 1 GND pin. We do not recommend it as this is not tested.

0 Kudos
Reply