Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
19981 Discussions

10663 parameter or port?

hsong22
Beginner
392 Views

屏幕截图(281).png

0 Kudos
3 Replies
Vicky1
Employee
210 Views

Hi,

here, you have used the 'DIVPA' parameter for instantiation of module 'clkdiv' & it might not be legal.

please refer the 'Verilog LRM' for '3.4 Parameters ', here it is mentioned that It is not legal to use hierarchical name referencing (from within the analog block) to access external analog variables or parameters.

https://www.accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2-4.pdf

Regards,

Vicky

Vicky1
Employee
210 Views

Hi,

May I know any update or Should I consider that case to be closed?

Regards,

Vicky

 

hsong22
Beginner
210 Views
Oh!sory!yeah, I have found the problem that in some other part the parameter k is defined by wrong spell word, I spell input as inout..you can close it now, thank you! 发送自 Windows 10 版邮件<https://go.microsoft.com/fwlink/?LinkId=550986>应用
Reply